

UNIVERSITAS GADJAH MADA

Faculty of Mathematics and Natural Sciences

Department of Computer Science and Electronics Sekip Utara Bulaksumur Yogyakarta 55281 Telp: +62 274 546194 Email: dep-ike.mipa@ugm.ac.id Website: http://dcse.fmipa.ugm.ac.id

Bachelor in Electronics and Instrumentation

Telp Email : +62 274 546194

: kaprodi-s1-elins.mipa@ugm.ac.id Website : http://dcse.ugm.ac.id/

MODULE HANDBOOK

Module name	Embedded System Experiment
Module level, if	Undergraduate
applicable	
Code, if applicable	MII 2324
Courses, if applicable	Embedded System Experiment
Semester(s) in which	Odd
the module is taught	
Person responsible for	Tri Wahyu Supardi, S.Si., M.Cs
the module	
Lecturer(s)	Tri Wahyu Supardi, S.Si., M.Cs
Language	English and Indonesia
Relation to curriculum	1.Undergraduate degree program, optional, 3rd semester.
	2.International undergraduate program, optional, 3rd semester.
Teaching methods	Case-Based Learning
Workload (incl.	1. Lectures: 1 x 50 = 150 minutes per week.
contact hours, self-	2. Exercises and Assignments: 1 x 50 = 100 minutes per week.
study hours)	3. Private study: 1 x 50 = 50 minutes per week.
Credit points	1
Requirements	Minimum attendance at lectures is 75% (according to UGM regulation). Final
according to the	score is evaluated based on practice experiments (35 %), experiment report
examination	(35%), and final exam (30%).
regulations	
Required and	
recommended	
prerequisites for	
joining the module	
Learning outcomes	After completing this module, a student is expected to:
and their	(CO-1): Able to understand and do the stages of FPGA-based hardware
corresponding PLOs	development
	(CO-2): Able to use CAD tool for FPGA development
	(CO-3): Able to model hardware of various descriptions
	(CO-4): Able to carry out functional verification and measure hardware
	performance on FPGA platforms
	(CO-5): Able to analyze the needs of embedded system design and its implementation

	PLO		CO1	CO2	CO3	CO4	CO5	1	
	Program	PLO1	V	٧	٧	√	V		
	Learning	PLO2	٧	٧	٧	٧	٧		
	Outcome	PLO3		٧	٧	٧	٧		
	(PLO)	PLO4			٧	٧	٧		
		PLO5							
Content	1. Introduction of 2. Introduction of 3. Circuit Design 4. Simulation an 5. Implementati	of FPGA Dev on FPGA D d analysis o	velopme evelopm of FPGA (nt Softw ent Sof Circuit D	tware esign	sign			
Study and examination requirements and	The evaluation is done in 3 forms, namely: 1. Practice 2. Report 3. Final Exam Assessment is done using benchmark assessment, with the aim of measuring the level of student understanding related to the target and class rank.								
	3. Final Exam Assessment is de	_							
examination forms	3. Final Exam Assessment is de	understand	ling relat	ted to th	ne targe	t and cl			
examination forms Media employed Assessments and	3. Final Exam Assessment is delevel of student	understand	ling relat	ted to th	ne targe	t and cl	ass rank		
Media employed Assessments and	3. Final Exam Assessment is delevel of student e-learning Platfo	understand orm, LCD, gl	ling relat ass boar ntage	ted to th d, and v	ne targe vebsites CO2	t and class.	co4	. CO5	
examination forms Media employed Assessments and	3. Final Exam Assessment is delevel of student e-learning Platfo	understand orm, LCD, gl	ling relat ass boar ntage 5	co1	vebsites CO2	co3	CO4	CO5	
Media employed Assessments and	3. Final Exam Assessment is delevel of student e-learning Platfo Type Practice Experiment	understand orm, LCD, gl	ling relat ass boar ntage	ted to th d, and v	ne targe vebsites CO2	t and class.	co4	. CO5	
Media employed Assessments and	3. Final Exam Assessment is delevel of student e-learning Platfo Type Practice Experiment report	Perce	ling relat ass boar ntage 5	co1	vebsites CO2	co3	CO4	CO5	
Media employed Assessments and	3. Final Exam Assessment is delevel of student e-learning Platfo Type Practice Experiment	Perce	ling relat ass boar ntage 5	co1	co2	cos v	CO4	CO5 V	
examination forms Media employed Assessments and	3. Final Exam Assessment is delevel of student e-learning Platfo Type Practice Experiment report	Perce	ling relat ass boar ntage 5	co1	co2	cos v	CO4	CO5 V	
Media employed Assessments and	3. Final Exam Assessment is delevel of student e-learning Platfo Type Practice Experiment report Final Exam	Perce	ntage 5 0	co1	co2	cos v	CO4	CO5 V	
Media employed Assessments and evaluation	3. Final Exam Assessment is delevel of student e-learning Platfor Type Practice Experiment report Final Exam Total	Perce 3 3 3	ntage 5 5 0	CO1 V V	CO2 V V	cos v	CO4 V V	CO5 V V	
examination forms Media employed Assessments and evaluation Reading list	3. Final Exam Assessment is delevel of student e-learning Platfor Type Practice Experiment report Final Exam Total 1. Gajski, E 2010. 2. Embedd Universi 3. RECRLat	Perce 3 3 3 10 Daniel D, Ab led System ity of Califor (Reconfigure) (Reconfigure) (As, Electrical)	ntage 5 5 0 Odi., Sam Design N	CO1 V V ar, Gers Modeling	CO2 V V tlauer., g, Synth	CO3 V V Andrea esis and	CO4 V V S., Schir	CO5 V V ner, Gui	

Created date : December 29, 2022

Revision date :